Course Description

Raw: VLSI design process models, introduction to EDA tools, HDL modeling and simulation, logic synthesis

Stemmed: vlsi design process model introduct eda tool hdl model simul logic synthesi simul benchmark design p

Inferred Topics

No prerequisites registered.